Analog & Digital Communicationa Lab

Published on May 2016 | Categories: Documents | Downloads: 70 | Comments: 0 | Views: 420
of 40
Download PDF   Embed   Report

Comments

Content

Expt No. 1 AMPLITUDE MODULATION AND DEMODULATION Date: AIM: To construct an amplitude modulation circuit and measure the Modulation Index. To recover the modulating signal from the AM wave by using a Diode Detector circuit. TEST RIGS: S.NO. 1 2 3 COMPONENTS: S.NO. 1 2 3 4 5 6 NAME RESISTORS CAPACITORS DIODE BREAD BOARD POTENTIOMETERS IC 100K CA3080 PART NUMBER 33K, 39K, 47K, 68E, 68E, 100K, 1K 10uF, 0.01uF, 0.1uF OA79 QNTY 1 each 1, 2, 1 each 1 1 1 1 DSO FUNCTION GENERATORS VARIABLE POWER SUPPLY NAME RANGE 0 – 30 MHZ 0 – 2 MHZ 0 – 30 V ( DUAL ) QNTY 1 2 1

THEORY: Amplitude modulation (AM) is a method of impressing a message signal onto an alternating-current (AC) carrier waveform. The highest frequency of the modulating data is normally less than 10 percent of the carrier frequency. The instantaneous amplitude (overall signal power) varies depending on the instantaneous amplitude of the modulating signal. In AM, the carrier itself does not fluctuate in amplitude. Instead, the modulating signal appears in the form of signal components at frequencies slightly higher and lower than that of the carrier. These components are called sidebands. The lower sideband (LSB) appears at frequencies below the carrier frequency; the upper sideband (USB) appears at frequencies above the carrier frequency. The LSB and USB are essentially "mirror images" of each other in a graph of signal amplitude versus frequency. The sideband power accounts for the variations in the overall amplitude of the signal. An Amplitude Modulated Signal is represented as follows. Vam(t) = [ Ec + EmSin(2πfmt) ] × [ Sin(2πfct) ] Where Ec + EmSin(2πfmt) is the Amplitude Modulated Wave Em is the peak change in the amplitude of the Envelope ( volts ) fm is the frequency of the modulating signal.

PURPOSE

:
This experiment demonstrates the principle of Multiplier operation using the CA3080 Operational Transconductance Amplifier. A simple demodulator demonstrates one method of recovering an amplitude modulated signal using a diode detector known as envelope detector. The modulation index m is calculated that indicates by how much the modulated variable varies around its unmodulated level. It relates to the variations in the amplitude of the carrier signal. The value of m is within the range of 1.

PINOUT DIAGR AM OF CA3080:

PINOUT DIAGR AM OF OA79 (germanium diode)

MODULATOR: +9V
R7 100K Of f set Null

+9V -9V Carrier Signal
R1 R2 47K 7 3 2 33K R4 68E R3 68E

+

6

AM Out

R6 100K R5 39K

-9V Modulating Signal
0

4 5

DEMODULATOR:

AM In

D1 OA79

R8

C3

Message Out

1K C1 0.01uF

0.1uF

C2 0.01uF

0

MODULATION GRAPH:

PROCEDURE: 1. 2. 3. 4. 5. 6. Connections are made for the AM Modulator and Demodulator as shown in the circuit diagrams. Frequency of the input carrier is fixed at constant amplitude of 1 volt and 150 KHz. A message signal of 1 KHz at 0.5 volt amplitude is applied at the modulating signal input. The Vmax and Vmin are measured and tabulated to calculate the Modulation Index m The amplitude of the message signal is varied in steps till the Vmin reaches the minimum. The same set of amplitude values are used for two or three modulating frequencies and values tabulated. 7. The maximum value of m is observed to be 1. 8. The demodulated message signal is observed from the output of the Envelope Detector and tabulated in the demodulator side of the tabulation.. 9. A selection of RC network is important for a faithful recovery of the message signal. 10. All optimum parameters like Vcc are noted down. TABULAR COLUMN: Vc = 150 KHz @ 1 Volt Amplitude

S.No. Fm

Modulator Side Vm Vmax 0.5 1

Demod Side Vmin m Fo Vo

1

1 KHz 1.5 2

0.5 1 2 2 KHz 1.5 2 0.5 1 3 3 KHz 1.5 2

REFERENCES: 1. 2. 3. 4. 5. 6. CA3080/CA3080A DATASHEET. OA79 DATASHEET. Understanding and Using OTA Op-Amp Ics ( Nuts and Volts Magazine ) Electronic Communications Systems V Edition by Wayne Tomasi – Pearson Education. Communication Lab Manual – ECE Department – SSIT, Tumkur Communication Lab Manual – ECE Department – Easwari Engg College, Chennai.

RESULT: Thus the modulation Index of an Amplitude Modulation Circuit was calculated and the message signal was recovered using an Envelope Detector.

Expt No. 2 FREQUENCY MODULATION AND FSK GENERATION Date: AIM: To construct a Frequency Modulation circuit using a sinusoidal input waveform and to measure the Modulation Index. To use the same circuit for FSK generation with a square waveform. TEST RIGS: S.NO. 1 2 3 DSO FUNCTION GENERATOR VARIABLE POWER SUPPLY NAME RANGE 0 – 30 MHZ 0 – 2 MHZ 0 – 30 V ( DUAL ) QNTY 1 1 1

COMPONENTS: S.NO. 1 2 3 4 THEORY: FREQUENCY MODULATI ON: Frequency modulation (FM) is a method of impressing data onto an alternating-current (AC) wave by varying the instantaneous frequency of the wave. This scheme can be used with analog or digital data. In analog FM, the frequency of the AC signal wave, also called the carrier, varies in a continuous manner. Thus, there are infinitely many possible carrier frequencies. In narrowband FM, commonly used in two-way wireless communications, the instantaneous carrier frequency varies by up to 5 kilohertz (kHz, where 1 kHz = 1000 hertz or alternating cycles per second) above and below the frequency of the carrier with no modulation. In wideband FM, used in wireless broadcasting, the instantaneous frequency varies by up to several megahertz (MHz, where 1 MHz = 1,000,000 Hz). When the instantaneous input wave has positive polarity, the carrier frequency shifts in one direction and when the instantaneous input wave has negative polarity, the carrier frequency shifts in the opposite direction. At every instant in time, the extent of carrier- frequency shift (the deviation) is directly proportional to the extent to which the signal amplitude is positive or negative. In digital FM, the carrier frequency shifts abruptly, rather than varying continuously. The number of possible carrier frequency states is usually a power of 2. If there are only two possible frequency states, the mode is called frequency-shift keying (FSK). In more complex modes, there can be four, eight, or more different frequency states. Each specific carrier frequency represents a specific digital input data state. Frequency Modulation is widely used in communication systems. The most well known use is in FM broadcasting. Digital FM is used in modems and multi tone selective signaling systems. NAME RESISTORS CAPACITORS INTEGRATED CIRCUIT BREAD BOARD PART NUMBER 1.5K, 5.6K, 10K 1 nF NE/SE566D QNTY 1 EACH 2 1 1

The general definition of frequency modulated signal SFM(t) is given by the formula:

S FM ( t )
where,

A C cos( 2 f C t

( t ))

A C cos( 2 f C t

2 K

f

∫ m(

t

)d )

m( ) AC fC Kf

is the modulating signal. is the amplitude of the carrier. is the carrier frequency. is the frequency deviation constant measured in Hz/V.

FREQUENCY SHIFT KEYING: Frequency-shift keying (FSK) is a frequency modulation scheme in which digital information is transmitted through discrete frequency changes of a carrier wave. The simplest FSK is binary FSK (BFSK). BFSK literally implies using a pair of discrete frequencies to transmit binary (0s and 1s) information. With this scheme, the "1" is called the mark frequency and the "0" is called the space frequency. The time domain of an FSK modulated carrier is illustrated in the waveforms. PURPOSE: This experiment demonstrates some of the principles of VCO operation using the NE566 integrated circuit by implementing a Frequency Modulation Circuit. The modulation index h is calculated that indicates by how much the modulated variable varies around its unmodulated level. It relates to the variations in the frequency of the carrier signal. h = ∆f/Fm where ∆f is the frequency deviation and Fm is the modulating frequency. An FSK signal is generated by replacing the sine wave input with a square wave. The MARK and SPACE frequencies are observed for 2 KHz signal.

PINOUT DIAGR AM OF NE566:

Figure 1 CIRCUIT DIAGRAMS: FM & FSK MODULATOR:
VCC

12 V+

R2 1. 5K

R1 ?

M ODULATING SIGNAL INPUT

C3

C2

0.01UF

0. 001UF 6 U1A 8

TRIANGLE WAV E OUTPUT

5

R1

V+

OUT

TRI OUT NE556 1 GND SQ OUT

4 3

7 C1

SQUARE WAV E OUTPUT

R3 10K ? C1

0

Figure 2

The NE/SE566 Function Generator is a general purpose voltage-controlled oscillator designed for highly linear frequency modulation. The circuit provides simultaneous square wave and triangle wave outputs at frequencies up to 1MHz. A typical connection diagram is shown in Figure 2. The control terminal (Pin 5) must be biased externally with a voltage (Vc) in the range V+ ≤ Vc ≤ V+ where VCC is the total supply voltage. In Figure 2, the control voltage is set by the voltage divider formed with R2 and R3. The modulating signal is then AC coupled with the capacitor C2. The modulating signal can be direct coupled as well, if the appropriate DC bias voltage is applied to the control terminal. The frequency is given approximately by

fo =

and R1 should be in the range 2k< R1<20k. A small capacitor (typically 0.001uF) should be connected between Pins 5 and 6 to eliminate possible oscillation in the control current source. The value of C1 is 1nF. WAVEFORMS: FREQUENCY MODULATI ON:

FREQUENCY SHIFT KEYING

PROCEDURE: 1. 2. 3. 4. 5. 6. 7. 8. 9. Connections are made as per the circuit diagram of Figure 2 Without applying the modulating signal, measure the carrier frequency Fc at the output of NE566. Apply a modulating signal Fm of 1 KHz to NE566 and observe the FM wave. Note down the change in the frequency of the waveform δ=Fc ~ f FM Vary the modulating frequency upto 5 KHz and tabulate the readings. Calculate the modulation Index h = δ/Fm Calculate the BW = 2 ( Fm + δ ) To generate an FSK waveform, the input frequency of 2 KHz should be a square wave. The MARK and SPACE frequency are tabulated.

SRI SELVAKUMARAN EDUCATIONAL SERVICES 21216

www.sseservices.in

Mobile: 096553

TABULATION FOR FM: S.No. Modulating Signal Fm 1 KHz 2 KHz 3 KHz 4 KHz 5 KHz Frequency Modulation fFM Frequency deviation δ=Fc ~ fFM Modulation Index h=δ/Fm BW = 2 ( Fm + δ )

1 2 3 4 5

TABULATION FOR FSK: Signal Modulating signal Carrier signal Mark Frequency Space Frequency Amplitude(V) Time period(sec)

Result: Thus an FM and FSK modulation signal were generated and the properties were tabulated.

Expt No. 3 BALANCED MODULATOR Date: AIM: To construct a Balanced Modulator and note down its working principle. TEST RIGS:
S.NO. 1 2 3 NAME DSO FUNCTION GENERATOR VARIABLE POWER SUPPLY RANGE 0 – 25 MHZ 0 – 2 MHZ 0 – 30 V ( DUAL ) QNTY 1 2 1

COMPONENTS: S.NO. 1 2 3 4 5 NAME RESISTORS CAPACITOR DIODES BREAD BOARD INDUCTOR Decade Inductance Box PART NUMBER 100K 220pF IN4148 QNTY 2 1 4 1 1

THEORY: A Balanced Modulator generates a DSB signal. The inputs to a balanced modulator are the carrier and a modulating signal. The output is the upper and lower sidebands. A balanced modulator suppresses the carrier, leaving only the sum and the difference frequencies at the output. The output of a balanced modulator can be further processed by filters or phase-shifting circuitry to eliminate one of the sidebands, thereby resulting in an SSB signal. One of the most popular and widely used balanced modulator is the diode ring or lattice modulator illustrated in figure 1. Figure 1.

D4 T1 1 5 6 4 8 D2 D1N4148 D1N4148

D1 D1N4148 5 T2 6 8 D3 1

Modulating Signal

DSB
4

Output

TR ANSFORMER CT

TRANSFORMER CT

D1N4148

V1

Carrier Signal

SRI SELVAKUMARAN EDUCATIONAL SERVICES

www.sseservices.in

Mobile: 096553 21216

It consists of an input transformer T1, an output transformer T2, and four diodes connected in a bridge configuration. The carrier signal is applied to the center taps of the input and output transformers. The modulating signal is applied to the input transformer T1. The output appears across the secondary of the output transformer T2. The carrier sine wave, which is usually considerably higher frequency and amplitude than the modulating signal is used as a source of forward and reverse bias for the diodes. The carrier turns the diodes off and on at a high rate of speed. The diodes act like switches which connect the modulating signal at the secondary of T1 to the primary of T2. The greatest carrier suppression will occur when the diode characteristics are perfectly matched. A carrier suppression of 40 dB is achievable with well-balanced components. CIRCUIT DIAGRAM:
R1 100k D1 V1 Modulating Signal D1N4148 V1 D3 D1N4148 L1 2.2mH Carrier Signal D2 D1N4148 D4 D1N4148 C1 220pF R2 100k

Figure 2. PROCEDURE:
DSB Output

1.

Connections are made as shown in figure 2. A carrier wave of 200KHz at 1 volt pp amplitude and a message signal of

2.

3. 4. 5. 6. 7.

1 KHz at less than 1 Volt pp are applied as shown in the circuit diagram. The output waveform is noted to have a suppressed carrier. The output frequency of the carrier is noted and tabulated as shown. The carrier frequency is varied and the inductance value is tuned to have maximum amplitude. All the parameters are tabulated for fc = 150 KHz and 100 KHz.

TABULATION: S.No. 1 2 3 Carrier Frequency fc 200 KHz 150 KHz 100 Khz Modulating Frequency fm 1 KHz 1 KHz 1 KHz Amplitude of fm 0.5 V 0.5 V 0.5 V Output Carrier Frequency Fo Vo

RESULT: Thus a simple balanced modulator is built to understand its working principle. REFERENCE: 1. 2. COMMUNICATION LABORATORY MANUAL, UNIVERSITY OF FLORIDA DIGITAL AND ANALOG COMMUNICATION SYSTEMS, Leon W. Couch

SRI SELVAKUMARAN EDUCATIONAL SERVICES 21216

www.sseservices.in

Mobile: 096553

Expt No. 4 PRE-EMPHASIS & DE-EMPHASIS Date: AIM: To design a Pre-Emphasis and De-Emphasis circuit for a desired roll-over frequency and compare the practical output with theoritical calculations. TEST RIGS: S.NO. 1 2 3 COMPONENTS: S.NO. 1 2 3 4 NAME RESISTORS CAPACITORS INTEGRATED CIRCUIT BREAD BOARD PART NUMBER 100E, 820E, 2.2K, 15K 100nF LM741 QNTY 1 each 1 1 1 NAME DSO FUNCTION GENERATOR VARIABLE POWER SUPPLY RANGE 0 – 30 MHZ 0 – 2 MHZ 0 – 30 V ( DUAL ) QNTY 1 1 1

THEORY: When an FM system is compared to an AM system with a modulation index of 1 operating under similar noise conditions, then it can be shown that the FM signal has a signal to noise ratio which is 3m better than the AM system. m here is the modulation index or deviation ratio for the FM signal.
2

In an FM system the higher frequencies contribute more to the noise than the lower frequencies. Because of this all FM systems adopt a system of pre-emphasis where the higher frequencies are increased in amplitude before being used to modulate the carrier. The transfer function sketched above is used for a pre-

SRI SELVAKUMARAN EDUCATIONAL SERVICES

www.sseservices.in

Mobile: 096553 21216

emphasis circuit for FM signals in the FM band. The Time T = 75µs. For FM systems in the FM band m ~ 5 resulting in a S/N improvement of 19dB. With pre-emphasis this can be increased by 4dB for a total of 23dB.

At the receiver the higher frequencies must be deemphasized in order to get back the original baseband signal. The transfer function of the de-emphasis circuit is shown above.

PURPOSE: This experiment demonstrates the use of Pre-Emphasis and De-Emphasis circuits in FM Transmitters and Receivers respectively as discussed in the Theory part of this experiment. A separate circuit and its design are used to build the circuits and to observe their performances. The Frequencies F1 and F2 are selected according to the desired levels of frequency response at the source and the destination. Usually the values of 100 Hz and 20 KHz are selected as the Audio spectrum and the boost and cut frequencies are used in the design. PINOUT DIAGR AM OF LM741:

CIRCUIT DIAGRAMS: PRE-EMPHASI S:

R1

Rf

Figure 1 DESIGN: Given: F1 = 2.1 KHz and F2 = 15 KHz
5 6 1

0

+ V cc

C 3 r 1Vac 0Vdc Vi R

- $PIN 6 LM741 OU T V+ OS1

V+

2

U1

F1 = 1/(2πrC) and F2 = 1/(2πRC)
Vo

7

Choose C = 100nF, then r = 820E and R = 100E Also r/R = Rf/R1, then R1 = 2.2K and Rf = 15K

4

-V cc 0 0

SRI SELVAKUMARAN EDUCATIONAL SERVICES 21216

www.sseservices.in

Mobile: 096553

TABULAR COLUMN:

Input Vi = 500 mV Output S.No Frequen Vo . cy 1 100 2 3 4 5
DE-EMPH ASIS:
R1 Rf

Gain = 20 Log V0/Vi

250 500 1k 2.5k

0

Figure 2 DESIGN:
+V cc

Fc = 1/(2πRdCd)
Rd 2 Vi U1 7 V+ $PIN6 5 6 1

Choose Cd = 100nF and Fc = F1 = 2.1 KHz
Vo

1Vac 0Vdc

V-

C

3

LM741 OUT + OS1

Then Rd = 820E Also r/R = Rf/R1, then R1 = 2.2K and Rf =

4

0

0

0

-V cc

15K

TABULAR COLUMN:

Input Vi = 500 mV S.No Frequen Output . cy Vo 1 100 2 3 4 5 250 500 1k 2.5k Gain = 20 Log V0/Vi

SRI SELVAKUMARAN EDUCATIONAL SERVICES 21216

www.sseservices.in

Mobile: 096553

PROCEDURE: 1. 2. 3. 4. 5. 6. 7. The values of the Resistors and the Capacitors are calculated using the design formulas for lower cut-off frequency F1 and Upper cut-off frequency F2 for Pre-Emphasis circuit. Similarly the cut-off frequency F1 for De-Emphasis circuit is used to arrive at the values of the passive components. Connections are made as shown in the figures of Pre-Emphasis and De-Emphasis circuits. A minimum of 500 mV is applied as Vi to the inputs. The frequency is varied in steps throughout the audio range and the corresponding readings are tabulated. The gain is calculated as shown in the Tabular Columns. A graph of Frequency versus Output Voltage is drawn on a Semi-Log Graph Sheet.

GRAPHS: The Graphs for both the circuits will resemble as shown in the theory part. REFERENCES: 1. 2. 3. 4. LM741 DATASHEET Electronic Communications Systems V Edition by Wayne Tomasi – Pearson Education. Communication Lab Manual – ECE Department – SSIT, Tumkur Communication Lab Manual – ECE Department – Easwari Engg College, Chennai.

RESULT: Thus a circuit to improve the frequency response of FM receivers was studied using PreEmphasis and De-Emphasis.

Students Industrial Projects As per various Universities regulation - Students in final year have to select an industrial project in the respective industry where they will understand the industry problem and then solve it in an utmost manner for that industry. Thus we are providing this oppurtunity to the studetns by training them and then giving them industrial projects. There is a range of opportunities for companies to become involved in the work through student projects for its education programmes. The host company benefits from the input of a very high caliber student or team of students and will receive a report and presentation on the project at its completion. All project opportunities are undertaken as part of taught academic courses delivered by the Institute which is part of the University. The projects make valuable contributions to the learning of students undertaking UG studies. Students will typically undertake the project at a company location, which

for practical purposes.
IEEE Projects for ECE, EEE, and E&I Students IEEE Projects for CSE & IT Students

SRI SELVAKUMARAN EDUCATIONAL SERVICES 21216

www.sseservices.in

Mobile: 096553

Expt No. 5 PHASE LOCKED LOOP AND APPLICATIONS Date:

AIM: To construct a Phase Locked Loop and to observe the locking frequency range. TEST RIGS: S.NO. 1 2 3 NAME DSO FUNCTION GENERATOR VARIABLE POWER SUPPLY RANGE 0 – 30 MHZ 0 – 2 MHZ 0 – 30 V ( DUAL ) QNTY 1 2 1

Sri Selvakumaran Institution Excellence

Sri Selvakumaran Institution Excellence(SSIE) is offering consultancy service to the poor performing Engineering and Polytechnic institutions across the nation. We are delivering many consulting activities for improving their institution quality through many accreditation boards such as ISO, NBA and NAAC and guide them for getting financial support from the various funding agencies. New Process Accreditation

The National Board of Accreditation, New Delhi has revised its process of accreditation system with its new format version 3.0, May 2011. In order to complete new system, students, faculty members and management people are have to know and implement the new NBA process for three academic years. We are offering many services such as 1. One day seminar, 2. Making application for NBA, 3. Guidance for preparing three years NBA files, 4. Setting up various institution and department development cell, 5. Assist for student’s placement and higher education, 6. Assist for improving student’s admission quality, 7. Guidance for getting financial grant, 8. Defining Program Educational Objectives (PEOs).

SRI SELVAKUMARAN EDUCATIONAL SERVICES

www.sseservices.in

Mobile: 096553 21216

Expt No. 6 PWM GENERATION AND DETECTION Date: AIM: To generate a Pulse Width Modulation signal for a sinusoidal message signal and to compare the detected message signal with the input signal. TEST RIGS: S.NO. 1 2 3 COMPONENTS: S.NO. 1 2 3 4 5 THEORY: Pulse-width modulation (PWM) is a digital modulation technique, which converts an analog signal into a digital signal for transmission. The modulator converts an audio signal (the amplitude-varying signal) into a sequence of pulses having a constant frequency and amplitude, but the width of each pulse is proportional to the Amplitude of the audio signal. In this experiment, a square-wave generator or a monostable multivibrator can be used to generate the PWM signal, whose output pulse width is determined by the values of R4, C3, and Vin(+). The LM741 operational amplifier acts as a voltage comparator. The reference voltage at Vin(+) input (pin 3) is determined by the resistor values of R3 and R5. The combination of R4 and C3 provides the path for charging and discharging. When no audio signal is applied, the dc reference voltage at Vin(+) input can be changed by adjusting the R5 value. If dc level of R5 is fixed and an audio signal is applied to the audio input, the audio signal is added to the fixed dc level and the reference voltage will be changed with the change of audio amplitude. The resulting PWM signal presents at the output of the comparator. NAME RESISTORS CAPACITORS BREAD BOARD IC POTENTIOMETER LM741 100K PART NUMBER 1.5K, 10K,1K 100nF, 10nF, 1.5uF QNTY 2,1,1 1,1,2 1 1 1 NAME DSO FUNCTION GENERATOR VARIABLE POWER SUPPLY RANGE 20 MSPS 0 – 2 MHZ 0 – 30 V ( DUAL ) QNTY 1 1 1

SRI SELVAKUMARAN EDUCATIONAL SERVICES

www.sseservices.in

Mobile: 096553 21216

PIN DIAGRAM OF LM741:

CIRCUIT DIAGRAMS: PULSE WIDTH MODULATION CIRCUIT:
+12V
R3 1k U1 3 C4 100nF R5 7 V+ 5 6 1

+

OS2 OUT

PWM

Output

100K

-

V-

2 LM741

OS1

1KHz Sine Wave

R4 10k

-12V

C3 10nF

0

Figure 1 DEMODULATION CIRCUIT:
R1 1.5k R2 1.5k C2 1uF C1 1uF

PWM Input

4

Modulating Signal

0

Figure 2

If you have any feedback and suggestions for the betterment of our services, please mail the same at our E-mail ID:[email protected]

SRI SELVAKUMARAN EDUCATIONAL SERVICES 21216

www.sseservices.in

Mobile: 096553

MODULATION GRAPH:

PROCEDURE: 1. The Circuit of Figure 1 and 2 are connected and cascaded to form a PWM Modulator and Demodulator. A 1 KHz Sine Wave with an amplitude of 1 Volt is applied to the input. The non-inverting input is adjusted to have a zero DC bias by varying the 100K potentiometer R5 to have a 50% duty cycle. The output PWM is noted for its ON time and OFF time and tabulated. If the amplitude of the input signal generates a fairly good PWM, then the amplitude is fixed and the values are tabulated for different frequency inputs. The corresponding demodulated sine wave is verified.

2.

3. 4.

5.

TABULAR COLUMN: PWM S.No. 1 2 3 4 5 6 RESULT: Thus a Pulse Width Modulation signal for a sinusoidal message signal was generated and the detected message signal was compared with the input signal. INPUT FREQUENCY ( KHz ) AMPLITUDE (Vin) T 1 KHz 2 KHz 3 KHz 4 KHz 5 KHz 6 KHz
ON

T

OFF

SRI SELVAKUMARAN EDUCATIONAL SERVICES 21216

www.sseservices.in

Mobile: 096553

Expt No. 7 AGC CHARACTERISTICS Date: AIM: To study the principle of an Automatic Gain Control circuit and its performance characteristics. TEST RIGS: S.NO. 1 2 3 COMPONENTS: S.NO. 1 2 3 4 5 6 NAME RESISTORS CAPACITORS TRANSISTOR BREAD BOARD POTENTIOMETERS INTEGRATED CIRCUIT 10K LM358 PART NUMBER 470E, 1K, 10K, 33K, 120K, 240K, 100K 10uF J176, 2N3904 1 each 1 1 1 QNTY 1 each, 240K – 2 3 NAME DSO FUNCTION GENERATOR VARIABLE POWER SUPPLY RANGE 100 MSPS 0 – 2 MHZ 0 – 30 V ( DUAL ) QNTY 1 1 1

THEORY: Automatic gain control (AGC) is an adaptive system found in many electronic devices. The average output signal level is fed back to adjust the gain to an appropriate level for a range of input signal levels. For example, without AGC the sound emitted from an AM radio receiver would vary to an extreme extent from a weak to a strong signal; the AGC effectively reduces the volume if the signal is strong and raises it when it is weaker. AGC algorithms often use a PID controller where the P term is driven by the error between expected and actual output amplitude. Automatic Gain Control or AGC is a circuit design which maintains the same level of amplification for sound or radio frequency. If the signal is too low the AGC circuit will increase (amplify) the level and if it is too high, will lower it to maintain a constant level as possible.

The Automatic Gain Control principle is widely used in AM receivers and sometimes AGC is called a compressor-expander.

SRI SELVAKUMARAN EDUCATIONAL SERVICES

www.sseservices.in

Mobile: 096553 21216

HOW IT WORKS?: Using the circuit presented here, we can construct a very inexpensive AGC amplifier with the following features: a dynamic range greater than 50 dB; negligible distortion to the output waveform; fast attack and slow decay; an adjustable output level from 0 to 1.2 V p-p; operation from a single 5-V supply; less than 1-mA current drain; and low cost. Referring to the circuit diagram, J1 (a Pchannel JFET), coupled with R2 and the equivalent resistance of R3 and R4, form a voltage divider to the input signal source. With input levels below 40 mV p-p, the input is evenly divided between R2 (120k) and R3 ¦ ¦ R4 (120k). The output amplitude of U1A isn’t large enough to turn on J1, which acts as a positive peak detector. The gate of the JFET is pulled to +5 V, pinching its channel off and creating a very high resistance from drain to source. This essentially removes it from the circuit. At input levels above 40 mV p-p, Q1 is turned on at the positive peaks of the output of U1A, lowering the JFETs gate to source voltage. The channel resistance decreases and attenuates the input signal to maintain the output of U1A at approximately 1.2 V p-p. The circuit, as shown, was tested with a sine-wave input ranging from 300 Hz to 30 kHz at 40 mV to 20 V p-p, a 54-dB range. It maintained the output level at 1.2 V p-p, ±0.5 dB, with no visible distortion when comparing it with the input waveform. With a 40 mV to 20 V p-p input signals, the amplitude of the signal across the JFET (VDS) measured less than 20 mV p-p. Other JFETs with VGS(OFF) of 5V or under, such as the 2N5019 or 2N5116, should work equally well in this circuit, although they haven’t been tried. To use JFETs with higher VGS(OFF), such as the 2N3993 (it was tried and worked equally well), increase the supply voltage to 12 V. PURPOSE: The use of AGC circuits in radio receivers have now being integrated into the monolithic receiver ICs. Hence this simple to implement design technique is studied which can be used in any other circuit where constant amplitude output is necessary. PIN DIAGRAM OF LM358:

SRI SELVAKUMARAN EDUCATIONAL SERVICES 21216

www.sseservices.in

Mobile: 096553

PIN DIAGRAM OF J176: PIN DI AGRAM OF 2N3904:

CIRCUIT DIAGRAM:
C2 R5 470 10uF R6 33k

0

5v
0
1 R3 240k VU1A + V+ OUT 2 LM358 3 4

Audio Input 0-20v @ 1KHz
R1 1k

R2 120k

C1

10uF

5v
R8

R4 240k

R7 10k

5v
0

8

D 0
J1 J176

C3 10uF

0

G

100k

S

C4 10uF

Q1 2N3904

P1 10k

Audio Output 0-1.2v

0

PROCEDURE: 1. Connections are made for the AGC circuit as shown in the circuit diagram. 2. The frequency of audio input signal is fixed at constant frequency of 1 KHz. 3. The Amplitude of the input is made to vary in steps from 1 Volt. 4. The output is noted to be constant at 1.2 Volts irrespective of the input amplitude increment in steps 5. The input versus the output amplitude is tabulated as given below.

Sri Selvakumaran College of Engineering (SSCE) is the one unique institution constructed by group of professors from the various Engineering colleges with the vision of providing technical education to the rural and poor students.

SRI SELVAKUMARAN EDUCATIONAL SERVICES 21216

www.sseservices.in

Mobile: 096553

TABULATION:

Input Frequency = 1 KHz Input Amplitu de Vi 1 2 3 4 5 6 7 8 9 10 Output Amplitu de Vo Less than 1.2V 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2

S.No . 1 2 3 4 5 6 7 8 9 10

REFERENCES: 1. 2. 3. 4. DATASHEETS OF LM358, J176, 2N3904. Electronic Communications Systems V Edition by Wayne Tomasi – Pearson Education. ECE1352 Analog Integrated Circuits I, University of Toronto. http://electronicdesign.com/article/analog-and-mixed-signal/effective-agc-amplifier -can-be-built-ata-nominal-.aspx

RESULT: Thus an automatic gain control circuit was rigged up and its performance characteristics was studied.

SRI SELVAKUMARAN EDUCATIONAL SERVICES 21216

www.sseservices.in

Mobile: 096553

Expt No. 8 FM DETECTOR Date: AIM: To demodulate an FM signal using a PLL FM Demodulator. TEST RIGS: S.NO. 1 2 3 NAME DSO DUAL DIGITAL SYNTHESIZER FUNCTION GENERATOR VARIABLE POWER SUPPLY RANGE 0 – 25 MHZ 0 – 2 MHZ 0 – 30 V ( DUAL ) QNTY 1 1 1

COMPONENTS: S.NO. 1 2 3 4 5 THEORY: There are a number of circuits that can be used to demodulate FM. Each type has its own advantages and disadvantages, some being used when receivers used discrete components and others now that ICs are widely used. Below is a list of some of the main types of FM demodulator or FM detector. In view of the widespread use of FM, even with the competition from digital modes that are widely used today, FM demodulators are needed in many new designs of electronics equipment. Slope FM detector Foster-Seeley FM detector Ratio detector PLL, Phase locked loop FM demodulator Quadrature FM demodulator Coincidence FM demodulator Each of these different types of FM detector or demodulator has its own advantages and disadvantages. NAME RESISTORS CAPACITORS INTEGRATED CIRCUITS BREAD BOARD POTENTIOMETERS 10K PART NUMBER 680E, 2.2K 1uF, 1nF, 10nF, 750pF NE565 QNTY 1 each 1 each 1 each 1 1

SRI SELVAKUMARAN EDUCATIONAL SERVICES

www.sseservices.in

Mobile: 096553 21216

Phase locked loop, PLL FM demodulator or detector is a form of FM demodulator that has gained widespread acceptance in recent years. PLL FM detectors can easily be made from the variety of phase locked loop integrated circuits that are available, and as a result, PLL FM demodulators are found in many types of radio equipment ranging from broadcast receivers to high performance communications equipments. The way in which a PLL FM demodulator operates is quite straightforward. The loop consists of a phase detector into which the incoming signal is passed, along with the output from the voltage controlled oscillator (VCO) contained within the phase locked loop. The output from the phase detector is passed into a loop filter and then used as the control voltage for the VCO.

Phase locked loop (PLL) FM demodulator With no modulation applied and the carrier in the centre position of the pass-band the voltage on the tune line to the VCO is set to the mid position. However if the carrier deviates in frequency, the loop will try to keep the loop in lock. For this to happen, the VCO frequency must follow the incoming signal, and in turn for this to occur the tune line voltage must vary. Monitoring the tune line shows that the variation in voltage corresponds to the modulation applied to the signal. By amplifying the variations in voltage on the tune line it is possible to generate the demodulated signal. PLL FM demodulator performance The PLL FM demodulator is normally considered a relatively high performance form of FM demodulator or detector. Accordingly they are used in many FM receiver applications. The PLL FM demodulator has a number of key advantages: Linearity: The linearity of the PLL FM demodulator is governed by the voltage to frequency characteristic of the VCO within the PLL. As the frequency deviation of the incoming signal normally only swings over a small portion of the PLL bandwidth, and the characteristic of the VCO can be made relatively linear, the distortion levels from phase locked loop demodulators are normally very low. Distortion levels are typically a tenth of a percent. Manufacturing costs: The PLL FM demodulator lends itself to integrated circuit technology. Only a few external components are required, and in some instances it may not be necessary to use an inductor as part of the resonant circuit for the VCO. These facts make the PLL FM demodulator particularly attractive for modern applications. PLL FM demodulator design considerations When designing a PLL system for use as an FM demodulator, one of the key considerations is the loop filter. This must be chosen to be sufficiently wide that it is able to follow the anticipated variations of the frequency modulated signal. Accordingly the loop response time should be short when compared to the anticipated shortest time scale of the variations of the signal being demodulated.

SRI SELVAKUMARAN EDUCATIONAL SERVICES 21216

www.sseservices.in

Mobile: 096553

A further design consideration is the linearity of the VCO. This should be designed for the voltage to frequency curve to be as linear as possible over the signal range that will be encountered, i.e. the centre frequency plus and minus the maximum deviation anticipated. In general the PLL VCO linearity is not a major problem for average systems, but some attention may be required to ensure the linearity is sufficiently good for hi-fi systems. DEMODULATOR using NE/SE565 : Pin Description of NE565: Figure 1. NE565 as FM Detector: The 565 Phase-Locked Loop is a general purpose circuit designed for highly linear FM demodulation. During Lock, the average DC level of the phase comparator output signal is directly proportional to the frequency of the input signal. As the input frequency shifts, it is this output which causes the VCO to shift its frequency to match that of the input. Consequently, the linearity of the phase comparator output with frequency is determined by the voltageto-frequency transfer function of the VCO. Because of its unique and highly linear VCO, the 565 PLL can lock to and track an input signal over a very wide bandwidth with high linearity. A typical connection is shown in figure 4. The VCO free-running frequency is given approximately by and should be adjusted to be at the center of the input signal frequency range. C1 can be any value from 220pF to 750pF, but R1 should be within the range of 2000 to 20000 ohms with an optimum value of the order of 4000 ohms. A small capacitance should be connected to Pin 7 and 8 to eliminate possible oscillation in the control current source. MODEL GRAPH: Modulating Signal

Carrier Signal

FM Signal

Demodulated Signal

Figure 2.

SRI SELVAKUMARAN EDUCATIONAL SERVICES 21216

www.sseservices.in

Mobile: 096553

CIRCUIT DIAGRAM:
+V cc
10K R3 R1 2.2k 10 U1 C2 1n

8

T RES

FM

Input

C1 2 1uF R2 680E 5 3 IN

IN2

LM565 VCON 7

+VCC

C3 10n

M e s s age Out

4

VOUT REF VIN T CAP -VCC

6

9

0

C4 750pF

1

-V cc

Figure 3.

PROCEDURE: 1. 2. 3. 4. 5. 6. 7. Connections are made as shown in figure 3 using the PLL IC NE565. With the absence of the input FM signal, the output at pin 4-5 should be a square wave. Adjust the square wave to have an output frequency of 100 KHz by adjusting the 10K POT. An FM signal is generated with the following settings – Fo=100KHz, Fm=1KHz, Fd=10KHz or more and less than 30 KHz, Wave=Sine and Amplitude=500mV using a Dual Digital Synthesizer Function Generator. This is the input signal to the demodulator. The output is a demodulated waveform of 1KHz. Decreasing or increasing the frequency deviation results in a distorted output. The frequency of FM carrier signal is varied and tabulated.

TABULATION:

S.No Fo KHz Fm Fd KHz VFM Vo in . KHz KHz 1 75 1 20 100 mV 2 3 100 125 1 1 20 101 mV 20 102 mV

RESULT: Thus an FM detector circuit was rigged up to extract a message signal from an FM signal. An undistorted message signal was captured at an optimum frequency deviation setting of 20 KHz.
MEDICAL COUNSELLING GUIDE - 2012

Placement details, College Admission fee, Eligibility & instructions, Course wise placement, seats availability, seats vacancy details, Counselling details for MBBS, BDS, B.Pharm, Nursing, BPT, BOT, BSMS, BAMS, BNYS, BUMS, BHMS, Agriculture, BVSc, Private Universities, Colleges in Pondicherry, Educational loan & Scholarship details, New Medical & allied courses, Last year cut off marks & rank for all above courses, College address and phone Price: Rs. 200.00 number.

SRI SELVAKUMARAN EDUCATIONAL SERVICES 21216

www.sseservices.in

Mobile: 096553

Expt No. 9 PAM AND VERIFICATION OF SAMPLING THEOREM Date: AIM: To rig up a circuit to generate a Pulse Amplitude Modulation Signal and to verify the sampling theorm for appropriate message signal to avoid Aliasing. TEST RIGS: S.NO. 1 2 COMPONENTS: S.NO. 1 2 3 4 THEORY: Pulse-amplitude modulation, acronym PAM, is a form of signal modulation where the message information is encoded in the amplitude of a series of signal pulses. Example: A two bit modulator (PAM-4) will take two bits at a time and will map the signal amplitude to one of four possible levels, for example −3 volts, −1 volt, 1 volt, and 3 volts. Demodulation is performed by detecting the amplitude level of the carrier at every symbol period. Pulse-amplitude modulation is widely used in baseband transmission of digital data. Some versions of the widely popular Ethernet communication standard are a good example of PAM usage. In particular, the Fast Ethernet 100BASE-T2 medium (now defunct), running at 100 Mbit/s, utilizes 5 level PAM modulation (PAM-5) running at 25 mega pulses/sec over two wire pairs. Pulse Amplitude Modulation has also been developed for the control of Light Emitting Diodes especially for lighting applications. LED drivers based on the PAM technique offer improved energy efficiency over systems based upon other common driver modulation techniques such as Pulse Width Modulation as the forward current passing through an LED is relative to the intensity of the light output and the LED efficiency increases as the forward current is reduced. NAME RESISTORS CAPACITORS TRANSISTOR BREAD BOARD PART NUMBER 3.3K, 4.7K, 22K 100nF SL100 QNTY 1 each 1 1 1 NAME DSO FUNCTION GENERATOR RANGE 100 MSPS 0 – 2 MHZ QNTY 1 2

SRI SELVAKUMARAN EDUCATIONAL SERVICES

www.sseservices.in

Mobile: 096553 21216

Figure: 1 Pulse Amplitude Modulation PURPOSE: Pulse Amplitude Modulation is the most simplest of all Digital Modulation Techniques currently available. A simple circuit around a single driver transistor is implemented and the aliasing effect is noted. CIRCUIT DIAGRAM:
Modulating Signal

R1 4.7K

PAM
VOFF = 3 V DC VAMPL = 3V FREQ = 100Hz V1 R2 V2 22K 3K Q1

R3 3.

Message
C1 100nF

SL100

5KHz @ 5V

Carrier Pulse

0

Figure: 2 Circuit Diagram

FILTER DESIGN: 1. 2. 3. 4. Let the Cut off frequency of the filter fo >> fm Choose Fo = 500 Hz = 1/( 2×π×R3×C1) Choose C1 = 100nF, therefore R3 = 3.3K Rc = 4.7K, Rb = 22K

PROCEDURE: 1. 2. 3. 4. 5. 6. 7. 8. The circuit of figure 2 is rigged up with modulating frequency connected to the collector of SL100 with amplitude of 3 volts and at 100 Hz sine wave. An offset of 1 to 3 Volts DC bias is adjusted in the function generator which supplies the modulating signal of 100 Hz. A Carrier signal of 1 to 5 KHz with minimum amplitude of 1 V is applied as shown in the circuit. The output PAM is available at the collector of Q1. Adjust the amplitude of both the carrier and the modulating signal to get a pure PAM signal. The low-pass filter comprising of R3 and C1 demodulates the PAM signal. All the signals are tabulated. To verify the Sampling Theorem, the frequency of the carrier and the modulating signals are altered as a. Fc < 2Fm b. Fc = 2Fm c. Fc > 2Fm And the output PAM signals is verified with sampling theorem as shown in figure 3.

SRI SELVAKUMARAN EDUCATIONAL SERVICES 21216

www.sseservices.in

Mobile: 096553

TABULATION:

Vc S.No (pp) . Volt s 1 2 3 4 5 6

Fc in Hz

Vm (pp) Volt s

Reconstruc ted Sign Vo Fo in Volts Hz

PINOUT DIAGR AM OF SL100: VERIFICATION OF SAMPLING THEOREM:

Figure 3. Verification of Sampling Theorem REFERENCES: 1. Datasheet of SL100 2. Electronic Communications Systems V Edition by Wayne Tomasi – Pearson Education. 3. Communications Lab Manual, ECE Department, S.S.I.T., Tumkur – 572105 4. Communications Lab Manual, ECE Department, Easwari Engg College, Chennai – 89. RESULT: Thus a PAM circuit was built and sampling theorem was verified under three conditions of Fm & Fc.

SRI SELVAKUMARAN EDUCATIONAL SERVICES 21216

www.sseservices.in

Mobile: 096553

Expt No. 10 PULSE CODE MODULATION ENCODER AND DECODER Date AIM: To rig up a Pulse Code Modulation Circuit and to observe the message pulses at the output of the Detector. This is to be carried out with the help of trainer kit. TEST RIGS: S.NO. 1 2 3 NAME DSO FUNCTION GENERATOR VARIABLE POWER SUPPLY RANGE 0 – 30 MHZ 0 – 2 MHZ 0 – 30 V ( DUAL ) QNTY 1 2 1

Sri Selvakumaran Publications Sri Selvakumaran Publications (SSP) is publishing only career guidance and entrance books for guiding the students particularly in the rural back ground to the best course and college according to their attitudes which enhancing their career in professional way in their life.
For getting copies of the below mentioned books from the author, send D.D / M.O that includes price of the book and postal charge of Rs. 50 to The Manager, Selvakumaran Publications, 35 – Kannudaiyam palayam, Ganapathy palayam, Erode – 638 153. Tamil Nadu. Contact: Selvakumaran, 096553 21216.

S.No
1. 2. 3.

Book Name
Engineering Counselling Guide – 2012 Medical Counselling Guide – 2012 TANCET based Counselling Guide – 2012 (M.E / M.Tech, M.B.A & M.C.A)

Price
Rs. 280 + 50 Rs. 200 + 50 Rs. 250 + 50

SRI SELVAKUMARAN EDUCATIONAL SERVICES
35, Kannudaiyam palayam, Ganapathy palayam, Erode – 638 153, Tamil nadu, India. Phone: 0424 – 2500073, Mail: [email protected] Mobile: 096553 21216., www.sseservices.in Google map for our office location

SRI SELVAKUMARAN EDUCATIONAL SERVICES

www.sseservices.in

Mobile: 096553 21216

Ex. No. 11 DELTA MODULATION AND DEMODULATION Date AIM: To understand the theory of Delta Modulation by rigging up a suitable circuit and to demodulate the message signal. TEST RIGS: S.NO. 1 2 3 COMPONENTS: S.NO. 1 2 3 4 THEORY: A 1-bit DPCM coder is known as a delta modulator (DM). In other words, DM codes the differences in the signal amplitude instead of the signal amplitude itself. Yet another name for DM is pulse width modulation A delta-modulation encoder is shown in Figure 1; it is known as a single integration modulator. NAME RESISTORS CAPACITORS INTEGRATED CIRCUITS BREAD BOARD PART NUMBER 150K, 100K 100nF, 10nF LM741, CD4013, CD4016 QNTY 1,3 1 each 1 each 1 NAME DSO FUNCTION GENERATOR VARIABLE POWER SUPPLY RANGE 100 MSPS 0 – 2 MHZ 0 – 30 V ( DUAL ) QNTY 1 2 1

Figure 1. Delta Modulation Encoder

SRI SELVAKUMARAN EDUCATIONAL SERVICES

www.sseservices.in

Mobile: 096553 21216

The input signal is compared to the integrated output pulses and the delta (difference) signal is applied to the quantizer. The quantizer generates a positive pulse when the difference signal is negative, and a negative pulse when the difference signal is positive. This difference signal moves the integrator step by step closer to the present value input, tracking the derivative of the input signal. For example if we consider 1.5 kHz sinusoidal input signal with maximum amplitude 1 and delta is chosen to be 0.125 which is equivalent to 4 bit quantization i.e. 16 quantization levels. To achieve a resolution equivalent to 4 bit quantization with 4 kHz sampling rate an oversampling ratio of 16 is needed i.e. (4^2)/(1^2)*4kHz=64 kHz. In Figure 2, 32 times oversampling is used and the output of the integrator tracks nicely the input signal. Figure 2. 32 times oversampled DM signal A delta modulation decoder has to integrate the modulated signal and low pass filter the output of the integrator as shown in figure 3.

Figure 3. DM Decoder PURPOSE: This experiment demonstrates the principle of Delta Modulation from its first principles as described in the theory section. An active Integrator circuit can be built using an Op-Amp followed by a Low Pass Filter to decode the message signal usually voice.

Sri Selvakumaran Consultancy (SSC) offers specialized services in the areas of career counseling and admission to the students. Consultancy is also capable of thinking ahead and giving shape to the futuristic careers of students. Consultancy is dedicated to student career guidance and admission since last 6 years. Admission counseling is the first and most important step leading to a proper gateway to career development. For the students B.E / B.Tech, B.Arch, M.B.B.S, M.D, M.S and M.Ch admission, those who are having less eligibility marks (just pass), not eligible for getting admission into Tamil Nadu colleges, Contact Selvakumaran @ 096553 21216 for getting admission into another state Govt. University affiliated colleges.

SRI SELVAKUMARAN EDUCATIONAL SERVICES 21216

www.sseservices.in

Mobile: 096553

CIRCUIT DIAGRAM:
Clock In 10 KHz Square Wave

C1 100n R2 100k U3 X1 14

+V cc

+V cc

Out
R4 U2A 1 2 3 4 5 6 7 R1 100k 14 Q VDD 13 Q Q2 12 !Q2 11 CLK CLK2 R 10 D R2 4013 9 S D2 8 GND S2

13 1 5

1 1

2

-V cc Message In 250 Hz
U1 3 LM741 7 5 6 1

+V cc

100k

3 4 CD4016 9 8 12 10 11 6

0

mr(t)

2

-V cc

R3 150k

4

-V cc
10n C2

0

Note: Vcc = 5V -Vcc = - 5V
-V cc

Figure 4. Delta Modulator DESCRIPTION OF THE COMPONENTS USED: LM741: The amplifiers offer many features which make their application nearly foolproof: overload protection on the input and output, no latch-up when the common mode range is exceeded, as well as freedom from oscillations.

CD4013: The CD4013B dual D-type flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement mode transistors. Each flip-flop has independent data, set, reset, and clock inputs and “Q” and “Q” outputs. These devices can be used for shift register applications, and by connecting “Q” output to the data input, for counter and toggle applications. The logic level present at the “D” input is transferred to the Q output during the positivegoing transition of the clock pulse. Setting or resetting is independent of the clock and is accomplished by a high level on the set or reset line respectively.

SRI SELVAKUMARAN EDUCATIONAL SERVICES 21216

www.sseservices.in

Mobile:

7

096553

TRUTH TABLE:

CD4016:

The CD1016 Series Types are Quad Bilateral Switches intended for the Transmission or Multiplexing of Analog or Digital Signals. Each of the four independent bilateral switches has a single control signal input which simultaneously biases both the P and N device in a given switch ON or OFF. Applications include Analog Signal switching / multiplexing / Signal gating / Squelch Control / Chopper Modulator / Demodulator Digital Signal Switching / Multiplexing CMOS logic implementation A to D & D to A Conversion Digital Control of Frequency, Impedance, Phase, and Analog-Signal Gain PURPOSE: This experiment demonstrates the principle of Delta Modulation and how the various building blocks are implemented from the block diagram representations. The demodulation part is left to the student to design and test its functionality. PREC AUTIONS: Clock input should be between 0 and +Vdd for CD4013. The ICs should be populated on to the Bread Board in location where they have the best fit.

SRI SELVAKUMARAN EDUCATIONAL SERVICES 21216

www.sseservices.in

Mobile: 096553

HOW IT WORKS: The LM741 is operated open loop as a comparator between the input signal m(t) and the feedback error signal mr(t). The function of CD4013 is to hold the value of the quantized error signal constant at + or – Vcc during the sampling period. Both the ICs CD4013 and CD4016 are enabled by the same clock input. A DC integrator is used in the feedback loop. The propagation delay in the Flip-flop is considered negligible. TABULATION:

S.No . 1 2

Carrier Input ( Square Wave ) Frequency in Amplitude in V KHz 10 5 10 5

Message Input ( Sine Wave ) Frequency in Amplitude in Hz V 250 1 100 0 1

PROCEDURE: 1. 2. 3. 4. 5. 6. 7. PS: Students are advised to design a Demodulator circuit for the block diagram of figure 3. from the knowledge acquired from the theor y of Linear Integrated Circuits REFERENCES: 1. DATASHEETS of LM741, CD4013, CD4016. The circuit of figure 3 is rigged up with all precautionary measures. The clock signal input is a square wave of 10 KHz with an amplitude of 5V. The message signal input is a sine wave at 250Hz with amplitude of 1V. The DSO is used to observe the message signal and the output DM signal. The amplitude of the carrier and the message signal are adjusted to produce a distortion less DM. Observe the error signal at pin 3 of U1. Tabulate the observation.

2. DIGITAL COMMUNICATIONS LAB, UNIVERSITY OF CENTRAL FLORIDA. Sri Selvakumaran Institution Excellence (SSIE) is offering consultancy service to the poor performing Engineering and Polytechnic institutions across the nation. We are delivering many consulting activities for improving their institution quality through many accreditation boards such as ISO, NBA and NAAC and guide them for getting financial support from the various funding agencies.

SRI SELVAKUMARAN EDUCATIONAL SERVICES 21216

www.sseservices.in

Mobile: 096553

Expt No. 12 DIGITAL MODULATION TECHNIQUES USING TRAINERS Date AIM: To study the various Digital Modulation Techniques and to observe the waveforms using Advanced Digital Communication Trainer Kit. TEST RIGS: S.NO. 1 2 NAME DSO Advanced Digital Communication Trainer RANGE 0 – 30 MHZ 10 Experiments QNTY 1 1

Overseas Admission

Pleased to introduce ourself as one of the leading overseas education consultants. We offer free counselling to students aspiring to study in theUnited Kingdom, Australia, Singapore, New Zealand, and Canada. We support the students throughout the application process from helping the student choosing the best available for making an application, applying for the visa, pre-departure services (accommodation, student loans etc.)
We specialize in providing admissions in: Singapore, UK, US, Sweeden, Germany and many other overseas education destinations.

Career and Academic counselling in private. Assistance in Course & University selection, Career planning. Visa guidance Pre-departure briefing. Accommodation and Airport Pick Up arrangement. Further assistance in overseas Wide network with branches across nation. Supported by high quality and strong dedicated staff. No service charges, as we are direct representatives and approved nodal centre appointed by various top rated Universities.
For getting admission into the reputed Universities in other countries like USA, UK, Canada, Singapore & Malaysia, France & New Zealand Contact: Selvakumaran @ 096553 21216.

SRI SELVAKUMARAN EDUCATIONAL SERVICES

www.sseservices.in

Mobile: 096553 21216

Sponsor Documents

Or use your account on DocShare.tips

Hide

Forgot your password?

Or register your new account on DocShare.tips

Hide

Lost your password? Please enter your email address. You will receive a link to create a new password.

Back to log-in

Close