ECET 365 Week 3 Quiz

Published on July 2017 | Categories: Education | Downloads: 62 | Comments: 0 | Views: 718
Download PDF   Embed   Report

ECET 365 Week 3 Quiz Click Below Link To Purchase www.foxtutor.com/product/ecet-365-week-3-quiz 1. Question : (TCO #3) Which interrupt is non-maskable? Student Answer: Software interrupt (SWI) Interrupt from a device connected to IRQ pin of HCS12 microcontroller Both A and B Interrupt by multiple devices connected to IRQ pin of HCS12 microcontroller Comments: 2. Question : (TCO #3) Which of the following interrupts has the highest priority? Student Answer: TCNT timer overflow SCI0 ATD0 ATD1 Comments: 3. Question : (TCO #3) Which selection is connected to the reset module in the HCS12 microcontroller? Student Answer: Reset pin ADC0 ADC1 None of the above Comments: 4. Question : (TCO #3) Which bit can mask a maskable interrupt? Student Answer: S bit Z bit N bit None of the above Comments: 5. Question : (TCO #3) In the HCS12 microcontroller, the address range 0xFFFE – 0xFFFF in the interrupt vector table is assigned to which of the following? Student Answer: Clock monitor fail reset ATD0 Reset COP failure reset Comments: 6. Question : (TCO #3) Freescale utilizes BDM to _____. Student Answer: check each instruction of a program individually reset CPU by setting IRQ pin to high-level logic check changes in memory and CPU register for each instruction execution Both A and C Comments: 7. Question : (TCO #3) Watch dog timer is a utility that _____. Student Answer: can reset the microcontroller whenever a program locks up. can catch errors due to memory corruption makes sure that a program does go to an unintentional infinite loop sequence Both A and B Comments: 8. Question : (TCO #3) When an interrupt occurs, _____. Student Answer: in one stage, the contents of the CPU move to RAM memory the CPU finishes executing its current instruction before it starts running an interrupt thread all interrrupts will be ignored if the I bit is zero Both A and B Comments: 9. Question : (TCO #3) Which combination is an appropriate way of setting up the PORTJ interrupt to enabled? Student Answer: Pin I of CCR = 0 Pin I of CCR = 1 Pin I of CCR = 1 and PIEJ7 = 1 Pin I of CCR = 0 and PIEJ6 = 0 Comments: 10. Question : (TCO #3) Which of the following interrupts has the highest priority immediately after a microcontroller reset? Student Answer: Reset XIRQ COP All have the same level of priority.

Comments

Content

ECET 365 Week 3 Quiz Click Below Link To Purchase www.foxtutor.com/product/ecet-365-week-3-quiz 1. Question : (TCO #3) Which interrupt is non-maskable? Student Answer: Software interrupt (SWI) Interrupt from a device connected to IRQ pin of HCS12 microcontroller Both A and B Interrupt by multiple devices connected to IRQ pin of HCS12 microcontroller Comments: 2. Question : (TCO #3) Which of the following interrupts has the highest priority? Student Answer: TCNT timer overflow SCI0 ATD0 ATD1 Comments: 3. Question : (TCO #3) Which selection is connected to the reset module in the HCS12 microcontroller? Student Answer: Reset pin ADC0 ADC1 None of the above Comments: 4. Question : (TCO #3) Which bit can mask a maskable interrupt? Student Answer: S bit Z bit N bit None of the above Comments: 5. Question : (TCO #3) In the HCS12 microcontroller, the address range 0xFFFE – 0xFFFF in the interrupt vector table is assigned to which of the following? Student Answer: Clock monitor fail reset ATD0 Reset COP failure reset Comments: 6. Question : (TCO #3) Freescale utilizes BDM to _____. Student Answer: check each instruction of a program individually reset CPU by setting IRQ pin to high-level logic check changes in memory and CPU register for each instruction execution Both A and C Comments: 7. Question : (TCO #3) Watch dog timer is a utility that _____. Student Answer: can reset the microcontroller whenever a program locks up. can catch errors due to memory corruption makes sure that a program does go to an unintentional infinite loop sequence Both A and B Comments: 8. Question : (TCO #3) When an interrupt occurs, _____. Student Answer: in one stage, the contents of the CPU move to RAM memory the CPU finishes executing its current instruction before it starts running an interrupt thread all interrrupts will be ignored if the I bit is zero Both A and B Comments: 9. Question : (TCO #3) Which combination is an appropriate way of setting up the PORTJ interrupt to enabled? Student Answer: Pin I of CCR = 0 Pin I of CCR = 1 Pin I of CCR = 1 and PIEJ7 = 1 Pin I of CCR = 0 and PIEJ6 = 0 Comments: 10. Question : (TCO #3) Which of the following interrupts has the highest priority immediately after a microcontroller reset? Student Answer: Reset XIRQ COP All have the same level of priority.

Sponsor Documents

Or use your account on DocShare.tips

Hide

Forgot your password?

Or register your new account on DocShare.tips

Hide

Lost your password? Please enter your email address. You will receive a link to create a new password.

Back to log-in

Close